Part Number Hot Search : 
04021 1SMA473 DS1404 4815D 102K6 VRE101C FQA65N06 L1007
Product Description
Full Text Search
 

To Download TLV4946-2L Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 TLV4946-2L
Value Optimized Hall Effect Latch for Industrial and Consumer Applications
Datasheet
Rev1.1, 2010-08-02
Sense and Control
Edition 2010-08-02 Published by Infineon Technologies AG 81726 Munich, Germany (c) 2010 Infineon Technologies AG All Rights Reserved. Legal Disclaimer The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com). Warnings Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
TLV4946-2L
Value Optimized Hall Effect Latch for Industrial and Consumer Applications
Revision History: 2010-08-02, Rev1.1 Previous Revisions: none Page all Subjects (major changes since last revision) TLV4946K and TLV4946-2K removed
We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: sensors@infineon.com
Datasheet
1
Rev1.1, 2010-08-02
TLV4946-2L
Table of Contents
Table of Contents
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1 1.1 1.2 1.3 2 2.1 2.2 2.3 2.4 2.5 2.6 3 3.1 3.2 3.3 3.4 4 4.1 4.2 Product Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Target Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 7 7
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Operating Modes and States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Functional Block Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 11 11 12 12
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 TLV4946K and TLV4946-2K Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 TLV4946-2L Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Datasheet
4
Rev1.1, 2010-08-02
TLV4946-2L
List of Figures
List of Figures
Figure 1 Figure 2 Figure 3 Figure 4 Figure 5 Figure 6 Figure 7 Figure 8 Figure 9 Figure 10 Figure 11 Pin Configuration and sensitive area (Top view, figure not to scale) . . . . . . . . . . . . . . . . . . . . . . . . 8 TLV4946xy Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Definition of the Magnetic Field direction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Output Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Marking of the TLV4946K and TLV4946-2K distance of the chip to the upper side . . . . . . . . . . . . 14 PG-SC59-3-4 Package Outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Footprint PG-SC59-3-4 (SOT23 compatible) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Marking of the TLV4946-2L and distance of the chip to the upper side . . . . . . . . . . . . . . . . . . . . . 15 PG-SSO-3-2 Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Datasheet
5
Rev1.1, 2010-08-02
TLV4946-2L
List of Tables
List of Tables
Table 1 Table 2 Table 3 Table 4 Table 5 Table 6 PIN Definitions for the PG-SC59-3-4 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 PIN Definitions for the PG-SSO-3-2 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Magnetic Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Datasheet
6
Rev1.1, 2010-08-02
High Precision Hall Effect Latch
TLV4946-2L
1
1.1
Product Description
Overview
The TLV4946-2L is a high precision Hall Effect Latch with highly accurate switching thresholds for ambient operating temperatures up to 85C.
1.2
* * * * * * * * * *
Features
2.7 V to 18 V supply voltage operation. Operation from unregulated power supply. High sensitivity and high stability of the magnetic switching points. High resistance to mechanical stress by active error compensation. Reverse battery protection (-18 V). Superior temperature stability. Low jitter (typically 1 s). High ESD performance ( 4 kV HBM). Digital output signal (open-drain). Not suitable for automotive applications
1.3
Target Applications
The TLV4946-2L is ideally suited to detect the rotor position in Brushless DC (BLDC) Motors used in industrial and consumer applications, such as: air conditioning systems, pumps, washing machines, DVD players, rolling shutter, etc. The sensor also provides a reliable switching for index counting with small pole wheels and large air gaps. The TLV4946-2L can also be used for index counting.
Product Name TLV4946-2L Datasheet
Product Type Hall Effect Latch 7
Order Code SP000604340
Package PG-SSO-3-2 Rev1.1, 2010-08-02
TLV4946-2L
Functional Description
2
2.1
Functional Description
General
Precise magnetic switching thresholds and high temperature stability are achieved by active compensation circuits and chopper techniques on chip. Offset voltages generated by temperature-induced stress or overmolding are canceled so that high accuracy is achieved. The IC has an open collector output stage with 20 mA current sink capability. A wide operating voltage range from 2.7 V to 18 V with reverse polarity protection down to -18 V makes the TLV4946-2L suitable for a wide range of applications. A magnetic south pole with a field strength above Bop turns the output on. A magnetic north pole exceeding Brp turns it off.
2.2
Pin Configuration
Center of Sensitive Area
2.08 0.1
1.35 0.1
123 PG-SSO-3-2
Figure 1 Pin Configuration and sensitive area (Top view, figure not to scale)
Datasheet
8
Rev1.1, 2010-08-02
TLV4946-2L
Functional Description
2.3
Pin Description
Table 1 PIN No. 1 2 3
PIN Definitions for the PG-SSO-3-2 package Name Vs GND Q Function Supply Voltage Ground Output
2.4
Block Diagram
VS
Voltage Regulator reverse polarity protected
Bias and Compensation Circuits
Oscillator and Sequencer
Ref
Q
Amplifier Chopped Hall Probe
Low Pass Filter
Comparator with Hysteresis
GND
Figure 2
TLV4946-2L Block Diagram
Datasheet
9
Rev1.1, 2010-08-02
TLV4946-2L
Functional Description
2.5
Operating Modes and States
Field Direction and Definition Positive magnetic fields correspond to the south pole of the magnet targeting the branded side of the package.
N S Branded Side
Figure 3
Definition of the Magnetic Field direction
VQ
B B rp 0 Bop
Figure 4
Output Signal
2.6
Functional Block Description
The chopped Hall Effect Latch comprises a Hall probe, a bias generator, compensation circuits, an oscillator and an output transistor. The bias generator provides currents to the Hall probe and the active circuits. Compensation circuits stabilize response of the IC over temperature and reduce the impact of process variations. The Active Error Compensation rejects offsets in the signal path and reduces the impact of mechanical stress in the package caused by molding, soldering and thermal effects. The chopper technique together with the threshold generator and the comparator ensure high accurate magnetic switching points.
Datasheet
10
Rev1.1, 2010-08-02
TLV4946-2L
Specification
3
3.1
Specification
Application circuit
TLV4946xy
Q 4.7nF GND 200 1.2k
Q
GND VS 4.7nF
VS
Figure 5
Application circuit
It is recommended to use a resistor of 200 in the supply line for current limitation in the case of an overvoltage pulse. Two capacitors of 4.7 nF enhance the EMC performance. The pull-up of 1.2 k limits the current through the output transistor.
3.2
Absolute Maximum Ratings
Stress above the maximum values listed in this section may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect the reliability of the device. Exceeding only one of these values may cause irreversible damage to the device. Table 2 Parameter Maximum Ambient Temperature Maximum Junction Temperature Supply Voltage Absolute Maximum Ratings Symbol Min. Values Typ. - - - - - - - - Max. 125 150 18 50 18 150 unlimited 4 C C V mA V C mT kV - 40 - 40 - 18 -50 - 0.7 - 40 -
1)
Unit
Note / Test Condition
TA TJ VS
Supply current through protection IS device Output Voltage Storage Temperature Magnetic flux density ESD Robustness HBM: 1.5 k, 100 pF
1) According to EIA/JESD22-A114-E
VOUT TS B VESD,HBM
-
Datasheet
11
Rev1.1, 2010-08-02
TLV4946-2L
Specification
3.3
Operating Range
The following operating conditions must not be exceeded in order to ensure correct operation of the TLV4946xy. All parameters specified in the following sections refer to these operating conditions unless otherwise mentioned. Table 3 Parameter Supply Voltage Output Voltage Output Current Maximum Ambient Temperature Operating Range Symbol Min. Values Typ. - - - - Max. 18 18 20 85 V V mA C 2.7 -0.7 0 -40 Unit Note / Test Condition
VS VQ IQ TA
3.4
Electrical Characteristics
Product characteristics include the spread of values guaranteed within the specified voltage and ambient temperature range. typical characteristics are the median of the production (at Vs=12V and TA=25C). Table 4 Parameter Supply Current Reverse Current Output Saturation Voltage Output leakage current Output fall time
1) 1)
Electrical Characteristics Symbol Min. Values Typ. 4 0.2 0.3 0.05 0.02 0.4 320 - 13 1 13 Max. 6 1 0.6 10 1 1 - 15 - - - 190
2)
Unit mA mA V A s s kHz kHz s sRMS s K/W
Note / Test Condition VS=2.7 V...18 V VS=-18 V IQ=20 mA VQ=18 V RL=1.2k , CL=50 pF
IS ISR VQSAT IQLEAK tf tr fOSC fSW td tQJ tPON Rthja
2 0 - - - - - 0 - - - -
Output rise time
Chopper frequency Switching frequency Delay time
3) 4)
Output jitter
Typical value for a 1 kHz square wave signal VS > 2.7 V TLV4946-2L
Power-on Time5) Thermal Resistance junction to ambient6)
1) See Figure 6 2) To operate the sensor at maximum switching frequency, the value of the magnetic signal amplitude must be 1.4 times higher than the static fields. This is due to the -3 dB corner frequency of the low pass filter in the signal path. 3) Systematic delay between magnetic threshold reached and output. 4) Jitter is the unpredictable deviation of the output switching delay. 5) Time from applying VS. > 2.7 V to the sensor until the output state is valid. 6) Relationship between junction and ambient temperature: TJ=Tamb + Rthja .(VS . IS + VQS . IQ).
Datasheet
12
Rev1.1, 2010-08-02
TLV4946-2L
Specification
B OP B RP
Applied Magnetic Field
td VQ 90% tf
td tr
10%
Figure 6 Table 5 Parameter
Timing Diagram Magnetic Characteristics1) Symbol Min. Values Typ. 2.0 -2.0 4.0 0 -350 20 Max. 3.5 -0.5 6.0 1.5 - - mT mT mT mT ppm/C TRMS typical value for /t > 12mT/ms 0.5 -3.5 1.0 -1.5 - - Unit Note / Test Condition
Operate point Release point Hysteresis Magnetic offset2)
Temperature compensation of magnetic thresholds
BOP BRP BHYS BOFF TC BREP
Repeatability of magnetic thresholds3)
1) Over all operating conditions 2) BOFF = (BOP + BRP) / 2. 3) BREP is equivalent to the noise constant.
Datasheet
13
Rev1.1, 2010-08-02
TLV4946-2L
Package Information
4
4.1
Package Information
TLV4946-2L Package Outline
ywwS
VA2
Year (y) = 0...9 Calendar Week (ww) = 01...52
Figure 7
Marking of the TLV4946-2L and distance of the chip to the upper side
Datasheet
14
Rev1.1, 2010-08-02
TLV4946-2L
Package Information
0.8 0.1 x 45
7 4.16 0.05 0.2
0.15 MAX.
3.29 0.08
3 0.06
4.06 0.08 1.9 MAX.
2A 1.52 0.05
0.35 0.1 x 45
(0.25)
1 MAX.1)
0.6 MAX. 0.4 0.05
(0.79) 0.2 +0.1
1.270.25
1
2
3
1.270.25 12.7 1
23.8 0.5
38 MAX.
7
9 +0.75 -0.5
18 0.5
6 0.5
A Adhesive Tape Tape 0.25 -0.15 0.39 0.1
GPO05358
6.35 0.4 12.7 0.3 Total tolerance at 10 pitches 1
4 0.3
1) No solder function area
Figure 8
PG-SSO-3-2 Package Outline
Datasheet
15
Rev1.1, 2010-08-02
1-1
www.infineon.com
Published by Infineon Technologies AG


▲Up To Search▲   

 
Price & Availability of TLV4946-2L

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X